See discussions, stats, and author profiles for this publication at: https://www.researchgate.net/publication/44795415

EKV 3.0: an Analog Design-Oriented MOS Transistor Model

Conference Paper · June 2002

Source: OAI

CITATIONS 2	5	READS 550
7 autho	rs, including:	
	Matt Bucher Technical University of Crete 125 PUBLICATIONS 1,549 CITATIONS SEE PROFILE	Jean-Michel Sallese École Polytechnique Fédérale de Lausanne 262 PUBLICATIONS 4,872 CITATIONS SEE PROFILE
	Dimitrios Kazazis Paul Scherrer Institut 94 PUBLICATIONS 842 CITATIONS SEE PROFILE	C. Lallement 67 PUBLICATIONS 1,251 CITATIONS SEE PROFILE

Some of the authors of this publication are also working on these related projects:

Variability-aware analog/RF IC design, characterization & modeling View project

Low-power RF Design View project

9th International Conference



MIXDES 2002 Wroclaw, POLAND 20 – 22 June 2002

EKV 3.0: An Analog Design-Oriented MOS Transistor Model

Matthias Bucher^{1,2}, Jean-Michel Sallese³, François Krummenacher³, Dimitrios Kazazis¹, Christophe Lallement⁴, Wladyslaw Grabinski⁵, Christian Enz^{3,6}

¹ National Technical University of Athens (NTUA), Zographou, Athens, Greece
 ² Smart Silicon Systems S.A., Lausanne, Switzerland
 ³ Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland
 ⁴ ERM-PHASE / Ecole Nationale Supérieure de Physique de Strasbourg (ENSPS), Illkirch, France
 ⁵ Motorola, Geneva Modeling Center, Geneva, Switzerland
 ⁶ Swiss Center for Electronics and Microtechniques (CSEM), Neuchâtel, Switzerland

ABSTRACT:

The EKV 3.0 compact MOS transistor model for advanced analog IC design and simulation is presented. The model is based on the surface potential approach combined with inversion charge linearization. The ideal long-channel model is coherent for static and dynamic aspects including noise. The ideal model is extended for high-field effects in deep submicron CMOS technologies. Scalability over channel length and width is achieved while retaining a reduced number of parameters. The EKV 3.0 model is applicable over a large range of CMOS technologies.

INTRODUCTION

The original approach to MOSFET modeling [1][2] called EKV was the first to propose a symmetric, bulk-referred handling of the MOS transistor (MOST), applicable to all levels of inversion including weak and strong inversion. The transconductance-to-current ratio, an important quantity for analog CMOS IC design, could be expressed with a continuous, although empirical function, offering for the first time a continuous solution to model the MOS transistor from weak to strong inversion, in a symmetric way.

More recently, a charge-based and truly physical solution [3] led to the development of the so-called EKV 2.6 MOST compact model [4][5][6], which has found a wide distribution in many circuit simulators [5] and which is used by a number of analog IC design groups today for a wide range of CMOS technologies.

The EKV 3.0 Compact MOST Model

The research activities since 1997, while maintaining the fundamental aspects, have brought important innovations in many ways [6][7][8][9][10] [11][12][13][14][15][16][17]. These aspects and further research are at the time of writing being concretized as the EKV 3.0 MOST model. Its main characteristics are the following:

- Based on surface-potential description of the MOS physics.
- Inversion charge linearization vs. surface potential (including when polydepletion [10] and quantum effects [14] are present) leading to analytical relationships among charge, current, terminal voltages.
- A consistent normalization of all model internal quantities facilitates analysis and understanding of MOS physics.
- Symmetric handling of source and drain sides, and using bulk as the reference terminal.

- Static, dynamic quasi-static [8][9] and non-quasistatic [11][12] models, as well as thermal noise [9], can be expressed within the same coherent chargebased approach.
- The local charges description is used to build an advanced mobility model [7][9][17] including different scattering mechanisms as well as velocity saturation and channel length modulation.
- The model considers non-uniform vertical [7] and lateral doping profiles and oxide charge [15] leading to reverse short-channel effect (RSCE).
- The model is further extended to account for shortand narrow-channel effects such as drain induced barrier lowering (DIBL), charge-sharing [17].
- Extended scaling abilities including combined short/narrow channel effects, while maintaining a reasonable number of parameters.
- Extended RF capabilities including non-quasistatic small-signal modeling [11][12], hot-carrier related increase of short-channel thermal noise [9] and accounting for RF-layout related aspects such as number of fingers.
- Availability of design-oriented features such as level-of-inversion-centered information, the possibility to include local mismatch [4] in statistical circuit simulation via intrinsic matching parameters, and the possibility of simulating stacked (series) transistors.

The model's basic formulation and characteristics will be illustrated in the present paper. Important relationships among model quantities are established.

One aspect that distinguishes this model resolutely from other common MOSFET models is its orientation towards advanced analog design-practice, which is combined as well with characterization techniques addressing not only strong inversion but also and specifically moderate and weak inversion [18][19].



Figure 1. Inversion charge vs. surface potential at fixed gate voltage; effect of polydepletion and quantum effects, numerical (markers) and linearization (lines).

EKV 3.0 MODEL FORMULATION

Linearization of Inversion Charge vs. Surface Potential

The relationship between gate voltage V_G , surface potential \mathbf{y}_s and inversion charge Q_i ' in a MOS structure can be written [2][20],

$$V_{G} - V_{FB} = \mathbf{y}_{S} + \mathbf{g} \sqrt{\mathbf{y}_{S}} - Q_{i}' / C'_{ox} \quad (1)$$

where V_{FB} is the flat-band voltage, \boldsymbol{g} the substrate effect factor, and C'_{ox} the gate oxide capacitance. As can be seen in Fig. 1., the relationship between Q_i ' and \boldsymbol{y}_S for a fixed V_G is essentially linear – even in the case where polydepletion [10] and quantum effects [13][14] are considered in (1). This allows us to define the *charge linearization factor*, n_O [3][9][10][13][14]:

$$dQ'_{I} / C'_{OX} = n_{Q} \cdot d\mathbf{y}_{S}$$
(2)

Approximating $\mathbf{y}_{s} \cong V_{ch} + \mathbf{y}_{0}$ in strong inversion where V_{ch} is the channel voltage and \mathbf{y}_{0} approximately twice the Fermi potential, and assuming $Q_{i} \approx 0$ in (1), the pinch-off voltage V_{p} is defined and approximately expressed as [2],

$$V_{P} \cong \frac{V_{G} - V_{TO}}{n_{v}} \quad n_{v} \cong 1 + \frac{\mathbf{g}}{2\sqrt{V_{P} + \mathbf{y}_{0}}} \tag{3}$$

where $V_{TO} = V_{FB} + \mathbf{y}_0 + \mathbf{g}\sqrt{\mathbf{y}_0}$ is the *threshold* voltage and n_v the slope factor (defined as the inverse derivative of V_p vs. V_G), both shown in Fig. 2, measured according to the procedure described in [21]. The slope factor has typical values $1.6 > n_v > 1$; n_v is notably governing the relationship among source and gate transconductance as discussed later. n_v depends mainly on \mathbf{g} and on the gate voltage.



Figure 2. *Pinch-off voltage and slope factor vs. gate voltage for an NMOS transistor of a deep submicron CMOS technology.*

Relationships among voltage, inversion charge, drain current and transconductances

The current transport equation [20],

$$\boldsymbol{I} = \boldsymbol{W} \cdot \boldsymbol{m} \cdot \left(\boldsymbol{U}_{T} \cdot \frac{d\boldsymbol{Q}_{i}}{dx} - \boldsymbol{Q}_{i}'(x) \cdot \frac{d\boldsymbol{y}_{S}}{dx} \right)$$
(4)

is combined with (2), integrated along the channel, and results in an expression for the drain current as a symmetric function of a forward and a reverse current [1][2],

$$I_{D} = I_{F} - I_{R}$$
(5)
$$I_{F(R)} = I_{0} \cdot i_{f(r)} ; I_{0} = 2n_{q}U_{T}^{2}\mathbf{m}C'_{ox}\frac{W}{L}$$
(6)

where I_0 is the specific current, U_T the thermal voltage, and **m** the mobility. The inversion charge densities at source and drain are written,

$$Q'_{iS(D)} = Q_0 \cdot q_{f(r)} \quad Q_0 = 2n_q U_T C'_{ox} \quad (7)$$

which can be related to the forward and reverse currents as [9][11][15][16],

$$i_{f(r)} = q_{f(r)}^{2} + q_{f(r)} + q_{f(r)} = \sqrt{\frac{1}{4} + i_{f(r)} - \frac{1}{2}}$$
(8)

Channel conductance and inversion charge are related as [2],

$$\frac{dI}{dV_{ch}} = \boldsymbol{m}\frac{W}{L}(-Q_i') \Rightarrow -\frac{di_{f(r)}}{dv_{S(D)}} = q_{f(r)}$$
(9)

representing the small-signal relationship, which, in terms of normalized current, is written [6][8][9][15][16],

$$-\frac{di_{f(r)}/dv_{S(D)}}{i_{f(r)}} = \frac{1}{\sqrt{\frac{1}{4} + i_{f(r)}} + \frac{1}{2}}$$
(10)

This fundamental relationship corresponds to the normalized transconductance-to-current ratio [2][6][9], shown in Fig. 3. – a universal quantity that characterizes CMOS technology, independently of the



Figure 3. Normalized source transconductance to current ratio vs. normalized current, measured (markers) in saturation from various CMOS technologies, and analytical model.

channel type, gate voltage, temperature, as well as transistor geometries [9] as long as no strong short-channel effects arise [15].

Supposing operation in saturation, current levels in weak inversion correspond to roughly $i_f < 0.1$, moderate inversion to $0.1 < i_f < 10$, and strong inversion to $i_f > 10$. The center of moderate inversion corresponds to $i_f \cong 1$. The normalized source transconductance to current ratio reaches its maximum of 1 in weak inversion. The level-of-inversion-centered information is particularly suitable to qualitative and quantitative understanding and analysis of the fundamental variables in the MOS transistor.

Integrating (10) yields the important relationship among voltage and inversion charge [6][8][9][11],

$$v_P - v_{S(D)} = 2q_{f(r)} + \ln(q_{f(r)})$$
 (11)

where $v_P = V_P / U_T$ and $v_{S(D)} = V_{S(D)} / U_T$. The relationship (11) cannot be analytically inverted; however, in a computer implementation, this can be done efficiently with analytical approximations.

From the above relations, all important model quantities can be obtained. Notably, a description of local inversion and depletion charge densities are obtained, from which total node charges can be obtained through integration along the channel [8][9]. Transcapacitances are obtained via derivation of the node charges, completing the quasi-static description of the MOS structure. Figure 4 illustrates the modeling of total gate capacitance, including notably the polydepletion and quantum effects, for a deep submicron CMOS technology.

Furthermore, a small-signal analysis allows the derivation of a complete non-quasi-static (NQS) dynamic model [11][12][16] which is entirely coherent with the quasi-static model.

Finally, thermal noise is proportional to the total inversion charge in the MOS channel [2][9].



Figure 4. Gate capacitance vs. gate voltage, measured (markers) for a deep submicron CMOS process, EKV 3.0 model with (line) and without (dashed) polydepletion and quantum effects.

Transconductances may be defined as,

$$g_m \equiv \frac{dI_D}{dV_G} \quad g_{ms} \equiv -\frac{dI_D}{dV_S} \quad g_{md} \equiv \frac{dI_D}{dV_D} \quad (12)$$

Useful relationships among the transconductances can be established,

$$g_{m} = \frac{g_{ms} - g_{md}}{n_{v}} \quad g_{m} \cong \frac{g_{ms}}{n_{v}} (saturation)$$
(13)

where the latter relationship shows that gate transconductance is always smaller than source transconductance (since $n_v \ge 1.0$).

Bias-dependence and scaling of model quantities

The above relationships stress the importance of the slope factor, which is affected in several ways. $n_{\rm u}$ depends on the doping profile [7]; it is furthermore notably increased by polydepletion and quantum effects [15]; it is however decreased by charge-sharing in shortchannel devices, for which n_{y} indeed tends to 1. The resulting inverse weak inversion slope, $S \cong 2.3 \cdot U_T \cdot n_y$, would therefore increase for shorter channels; however, this is in practice often counterbalanced by the reduced weak inversion asymptote of the source transconductance to current ratio due to drain induced barrier lowering (DIBL) as shown in [15].

Mobility, which was assumed constant throughout the previous model derivation, is indeed dependent on the vertical and lateral field. Vertical-field dependences are modeled via charge-based expressions mobility terms, accounting for surface roughness-, phonon- and Coulomb-scattering [9][17]. The mobility expressions account for the position-dependence of mobility along the channel. Velocity saturation and channel length modulation are included similarly with charge-based expressions, a variable-order [9].

Finally, the charges approach is also used to account for series resistance within the mobility model as an option, resulting in a substantial gain in efficiency for noncritical applications.

CONCLUSIONS

Fundamental features of the EKV 3.0 MOS Transistor compact model have been outlined. The model is based on a surface potential description and uses linearization of inversion charge vs. surface potential to achieve a highly consistent analytical framework for compact modeling. All model quantities, drain current, transconductances, charges, transcapacitances, including also non-quasi-static effects, and thermal noise can be expressed within the same ideal model approach. Extensions for polydepletion and quantum effects are generalizations of the same approach. The local charges model is furthermore used to build effective-field dependent mobility expressions. Short- and narrowchannel effects are introduced mainly via bias- and geometry-dependences of the basic variables, particularly substrate effect factor and threshold voltage. The EKV 3.0 MOS transistor model is an efficient compact model, combining a coherent physics-based framework including proper extensions for high-field effects, with analytical versatility for advanced analog IC design and simulation.

THE AUTHOR

Matthias BUCHER, <u>mbucher@tee.gr</u> National Technical University of Athens (NTUA) Microelectronics Circuit Design Group Heroon Polytechniou 9 GR-157 73 Zographou, Athens, GREECE

REFERENCES

[1] H. Oguey, S. Cserveny, "MOS Modelling at Low Current Densities", *Summer Course on Process and Device Modelling*, ESAT Leuven Heverleee, Belgium, June 1983.

[2] C. Enz, F. Krummenacher, E. Vittoz, "An Analytical MOS Transistor Model Valid in All Regions of Operation and Dedicated to Low-voltage and Low-Current Applications", <u>J.</u> <u>Analog Integrated Circuits and Signal Processing</u>, No. 8, pp. 83-114, Kluwer Acad. Pub., 1995

[3] A. I. A. Cunha, M. C. Schneider, C. Galup-Montoro, "An Explicit Physical Model for the Long-Channel MOS Transistor Including Small-Signal Parameters", *Solid State Electronics*, Vol. 38, No. 11,. pp. 1945-1952, 1995.

[4] M. Bucher, C. Lallement, C. Enz, F. Théodoloz, F. Krummenacher, "The EPFL-EKV MOSFET Model Equations for Simulation, Version 2.6", *Technical Report*, Electronics Laboratory, Swiss Federal Institute of Technology Lausanne, (EPFL), June 1997.

[5] Web resources (adm. W. Grabinski): http://legwww.epfl.ch/eky

[6] M. Bucher, C. Lallement, C. Enz, F. Théodoloz, F. Krummenacher, "Scalable GM/I Based MOSFET Model", *Proc. Int. Semicond. Device Research Symp. (ISDRS'97).*, pp. 615-618, Charlottesville, Virginia, December 1997.

[7] C. Lallement, M. Bucher, C. Enz, "Modelling and Characterization of Non-uniform Substrate Doping", <u>Solid-State-Electronics</u>, Vol. 41, No. 12, pp. 1857-1861, 1997.

[8] M. Bucher, J.-M. Sallese, C. Lallement, W. Grabinski, C. Enz, F. Krummenacher, "Extended Charges Modeling for Deep Submicron CMOS", <u>Int. Semicond. Device Research</u> <u>Symp. (ISDRS'99)</u>, pp. 397-400, Charlottesville, Virginia, December 1999.

[9] M. Bucher, "Analytical MOS Transistor Modelling for Analog Circuit Simulation", <u>*Ph.D. Thesis No. 2114*</u>, 1999, Swiss Federal Institute of Technology, Lausanne (EPFL).

[10] J.-M. Sallese, M. Bucher, C. Lallement, "Improved Analytical Modelling of Polysilicon Depletion for CMOS Circuit Simulation", <u>Solid State Electronics</u>, Vol. 44, No. 6, pp. 905-912, 2000.

[11] J.-M. Sallese, A.-S. Porret, "A Novel Approach to Charge-Based Non-Quasi-Static Model of the MOS Transistor Valid in All Modes of Operation", *Solid State Electronics*, Vol. 44, No. 6, pp. 887-894, 2000.

[12] A.-S. Porret, J.-M. Sallese, C. Enz, "A Compact Non Quasi-Static Extension of a Charge-Based MOS Model", *IEEE Trans. Electron Devices*, Vol. 48, No. 8, pp. 1647-1654, 2001.

[13] J.-M. Sallese, W. Grabinski, A.-S. Porret, M. Bucher, C. Lallement, F. Krummenacher, C. Enz, P. Fazan, "Advancements in DC and RF MOSFET Modeling with the EPFL-EKV Charge-Based Model", <u>Proc. 8th Int. Conf. on</u> <u>Mixed-Signal Design (MIXDES)</u>, Zakopane, Poland, June 2001.

[14] M. Bucher, J.-M. Sallese, C. Lallement, "Accounting for Quantum Effects and Polysilicon Depletion in an Analytical Design-Oriented MOSFET Model", <u>IEEE Int.</u> <u>Conf. on Simulation of Semiconductor Processes and Devices</u> (<u>SISPAD 2001</u>), pp. 296-299, Athens, Greece, September 2001, Ed. D. Tsoukalas, C. Tsamis, Springer, ISBN 3-211-83708-6.

[15] M. Bucher, C. Enz, F. Krummenacher, J.-M. Sallese, C. Lallement, A.-S. Porret, "The EKV 3.0 MOS Transistor Compact Model: Accounting for Deep Submicron Aspects", *Workshop on Compact Models-MSM*, San Juan, Puerto Rico, April 2002.

 [16] C. Enz, M. Bucher, A.-S. Porret, J.-M. Sallese,
 F. Krummenacher, "The Foundations of the EKV MOS Transistor Charge-Based Model", <u>Workshop on Compact</u> <u>Models-MSM</u>, San Juan, Puerto Rico, April 2002.

[17] P. Martin, M. Bucher, C. Enz, "MOSFET Modeling and Parameter Extraction for Low Temperature Analog Circuit Design", <u>5th European Workshop on Low Temperature</u> <u>Electronics (WOLTE-5)</u>, Grenoble, France, June 2002 --Journal de Physique IV, Les Editions de Physique, Les Ulis, France.

[18] D. Binkley, M. Bucher, D. Foty, "Design-Oriented Characterization of CMOS over the Continuum of Inversion Level and Channel Length", *Proc.* 7th *IEEE Int. Conf. On Electronics, Circuits & Systems (ICECS'2k)*, pp. 161-164, Kaslik, Lebanon, December 2000.

[19] D. Foty, D. Binkley, M. Bucher, "Starting Over: gm/Id-based MOSFET Modeling as a Basis for Modernized Analog Design Methodologies", <u>Workshop on Compact</u> <u>Models-MSM</u>, San Juan, Puerto Rico, April 2002.

[20] Y. Tsividis, "Operation and Modeling of the MOS Transistor", 2^{nd} Edition, McGraw-Hill 1999, ISBN 0-07065523-5.

[21] M. Bucher, C. Lallement, C. Enz, "An Efficient Parameter Extraction Methodology for the EKV MOST Model", *IEEE Int. Conf. on Microelectronic Test Structures*, *(ICMTS'96)*, pp. 145-150, Trento, Italy, March 1996.